View FMS640807_4134897.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

FMS6408 -- Triple Video Filter Driver for RGB and YUV Signals
October 2007
FMS6408
Precision Triple Video Filter Driver for RGB and YUV Signals
Features
7.6MHz 5th order RGB/YUV/YC CV filters 50dB stopband attenuation at 27MHz on all outputs Better than 0.5dB flatness to 4.2MHz on all outputs No external frequency selection components or clocks AC coupled inputs and AC or DC coupled outputs Supports both NTSC and PAL luminance bandwidth Continuous time, low-pass filters for video antialiasing or reconstruction applications <1% differential gain with 0.5 differential phase on all channels Integrated DC restore circuitry with low tilt
Description
The FMS6408 provides three video signal paths; including a two-input MUX, a video filter, and a 6dB gain output driver. The filter bandwidth supports RGB and YUV signals in NTSC or PAL formats. The video filters approximate a 5th-order Butterworth low-pass characteristic optimized for minimum overshoot and flat group delay to provide excellent image quality. Four different peaking options are available. The video filters can be bypassed if desired. In a typical application, the RGB or YUV DAC outputs are AC coupled into the filters through the input MUX. All channels have DC restore circuitry to clamp the DC input levels during video sync. The clamp pulse derived from the selected Y input controls three independent feedback clamps. All outputs are capable of driving 2Vpp, AC or DC coupled, into either a single (150) or dual (75) video load. The FMS6408 clamp levels can be factory programmed for YUV / RGB (250mV for all channels), YC / YPbPr (250mV on channel 1 and 1.125V on channels 2 and 3) or YC CV (250mV on channels 1 and 3 and 1.125V on channel 2).
Applications
Cable Set-top Boxes Satellite Set-top Boxes Terrestrial Set-top Boxes DVD Players Personal Video Recorders (PVR) Video-On-Demand (VOD)
Ordering Information
Part Number
FMS6408MTC141 FMS6408MTC141X FMS6408MTC142 FMS6408MTC143 FMS6408MTC143X
Clamping Mode
YPbPr/YC YPbPr/YC YPbPr/YC YPbPr/YC YPbPr/YC
Peaking Mode (dB)
0 0 0.4 0.9 0.9
YOUT Level (mV)
250 250 250 250 250
UOUT Level (V)
1.125 1.125 1.125 1.125 1.125
Package
14-Lead, Thin Shrink Small Outline Package (TSSOP) 14-Lead, Thin Shrink Small Outline Package (TSSOP) 14-Lead, Thin Shrink Small Outline Package (TSSOP) 14-Lead, Thin Shrink Small Outline Package (TSSOP) 14-Lead, Thin Shrink Small Outline Package (TSSOP)
Packing Method
94 Units Tube 2500 Units Tape and Reel 94 Units Tube 94 Units Tube 2500 Units Tape and Reel
Continued on following page...
(c) 2004 Fairchild Semiconductor Corporation FMS6408 Rev. 3.0.0 www.fairchildsemi.com
FMS6408 -- Triple Video Filter Driver for RGB and YUV Signals
Ordering Information (Continued)
Part Number
FMS6408MTC144 FMS6408MTC145 FMS6408MTC146 FMS6408MTC147 FMS6408MTC148 FMS6408MTC149 FMS6408MTC1410 FMS6408MTC1411 FMS6408MTC1412
Clamping Mode
YPbPr/YC YUV/RGB YUV/RGB YUV/RGB YUV/RGB YC/CV YC/CV YC/CV YC/CV
Peaking Mode (dB)
1.3 0 0.4 0.9 1.3 0 0.4 0.9 1.3
YOUT Level (mV)
250 250 250 250 250 250 250 250 250
UOUT Level (V)
1.125 250 250 250 250 1.125 1.125 1.125 1.125
Package
14-Lead, Thin Shrink Small Outline Package (TSSOP) 14-Lead, Thin Shrink Small Outline Package (TSSOP) 14-Lead, Thin Shrink Small Outline Package (TSSOP) 14-Lead, Thin Shrink Small Outline Package (TSSOP) 14-Lead, Thin Shrink Small Outline Package (TSSOP) 14-Lead, Thin Shrink Small Outline Package (TSSOP) 14-Lead, Thin Shrink Small Outline Package (TSSOP) 14-Lead, Thin Shrink Small Outline Package (TSSOP) 14-Lead, Thin Shrink Small Outline Package (TSSOP)
Packing Method
94 Units Tube 94 Units Tube 94 Units Tube 94 Units Tube 94 Units Tube 94 Units Tube 94 Units Tube 94 Units Tube 94 Units Tube
Notes: 1. 2. All packages are Pb-free per JEDEC J-STD-020B standard. Factory programming options allow a single die to be configured for multiple operating modes.
Block Diagram
INMUX (A/B) BYPASS (BYPASS/FILTER)
YINA YINB 8MHz*
6dB
YOUT
gM
250mV Sync Processing
UINA UINB 8MHz*
6dB
UOUT
gM
250mV or 1.125V *
VINA VINB 8MHz*
6dB
VOUT
gM
* Factory Selected Clamp and Peaking Levels
250mV or 1.125V *
Figure 1. Block Diagram
(c) 2004 Fairchild Semiconductor Corporation FMS6408 Rev. 3.0.0 www.fairchildsemi.com 2
FMS6408 -- Triple Video Filter Driver for RGB and YUV Signals
Pin Configuration
1 2 3 4 5 6 7 YINA UINA VINA GND YINB UINB VINB VCC 14 YOUT 13 BYPASS 12 UOUT 11 GND 10 VOUT INMUX(A/B) 9 8
Figure 2. Pin Configuration
Pin Definitions
Pin#
1 2 3 4 5 6 7 8 9 10 11 12 13
14
Name
YINA UINA VINA GND YINB UINB VINB INMUX(A/B) VOUT GND UOUT BYPASS(Bypass/Filter) YOUT VCC
Type
Input Input Input Input Input Input Input Input Output Input Output Input Output Input
Description
Y (Luminance) or Green input A, must be connected to a signal that includes sync U or Blue input A V or Red input A Must be tied to ground, do not float Y (Luminance) or Green input B, must be connected to a signal that includes sync U or Blue input B V or Red input B MUX select, A = `1', B = `0', must be externally tied high or low V or Red output Must be tied to ground; do not float U or Blue output Filter bypass, BYPASS = `1', FILTER = `0', must be externally tied high or low Y or Green output +5V supply
(c) 2004 Fairchild Semiconductor Corporation FMS6408 Rev. 3.0.0
www.fairchildsemi.com 3
FMS6408 -- Triple Video Filter Driver for RGB and YUV Signals
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.
Symbol
VCC Supply Voltage Analog and Digital
Parameter
Min.
-0.3 -0.3
Max.
6 VCC + 0.3 50 300
Unit
V V mA
Output Current, Any One Channel (Do not exceed) RS Input Source Resistance
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.
Symbol
TA VCC VCC Range
Parameter
Temperature Range
Min.
-40 +4.75
Typ.
+5.00
Max.
+85 +5.25
Unit
C V
Reliability Information
Symbol
TJ TSTG TL JA
Parameter
Junction Temperature Storage Range Temperature Lead Temperature (Soldering, 10 Seconds) Thermal Resistance; JEDEC Standard Multi-layer Test Boards, in Still Air
Min.
-65
Typ.
Max.
+150 +150 +300
Unit
C C C C/W
90
(c) 2004 Fairchild Semiconductor Corporation FMS6408 Rev. 3.0.0
www.fairchildsemi.com 4
FMS6408 -- Triple Video Filter Driver for RGB and YUV Signals
Electrical Characteristics
TC = 25C, VI = 1VPP, VCC = 5.0V; all inputs AC coupled with 0.1F; all outputs AC coupled with 220F into 150, referenced to 400kHz, 0dB peaking option; unless otherwise noted.
Symbol
ICC VI VIL VIH VCLAMP PSRR
Parameter
Supply Current
(3)
Conditions
VCC no load Bypass, A_NB Bypass, A_NB YUV/RGB/CV Inputs PbPr/C Inputs DC
Min.
Typ.
52 1.4
Max.
86 0.8 VCC
Units
mA VPP V V mV V dB
Input Voltage Maximum Digital Input Low(3) Digital Input High Clamp Voltage(4) Power Supply Rejection Ratio
(3)
0 2.0 250 1.125 -40
Notes: 3. 100% tested at 25C. 4. Mode selection for YUV/RGB vs. PbPr/YC vs. YC CV operation based on factory programming.
AC Electrical Characteristics
TC = 25C, VI = 1VPP, VCC = 5.0V; all inputs AC coupled with 0.1F; all outputs AC coupled with 220F into 150, referenced to 400kHz, 0dB peaking option; unless otherwise noted. Symbol
APB AVLF
Parameter
Passband Response
(5) (5)
Conditions
4.2MHz at 400kHz 0dB Peaking Option 0.4dB Peaking Option 0.9dB Peaking Option 1.3dB Peaking Option All Channels at 27MHz All Channels All Channels at 3.58MHz 4.2MHz Lowpass, 100kHz Highpass 18s, 100 IRE Bar 130 Lines, 18s, 100 IRE Bar 400kHz to 3.58MHz (NTSC) at 400kHz 400kHz Settled to 10mV, Initial Condition 0V at 1.0MHz at 1.0MHz 1.4Vpp Output All Channels
Min.
-0.5 5.6
Typ.
0 5.9 0.3 0.7 1.2 1.6 7.6
Max.
6.2
Units
dB dB dB dB dB dB MHz dB % % dB % % ns ns ns
Low Frequency Gain (All Channels)
AVHF
Delta High Frequency at 5MHz (All Channels)(6)
fC fSBh dG d THD SNR HDIST VDIST tpd GD tSKEW AV(match) TCLAMP XTALK INMUXISO f1dBWB
-3dB Bandwidth Stopband Rejection (All Channels)(5) Differential Gain Differential Phase Total Harmonic Distortion SNR All Channels (NTC7 Weighted) Line-Time Distortion Field-Time Distortion Propagation Delay (All Channels) Group Delay (All Channels) tpdSkew Between Any 2 Channels Channel Gain Matching(5) Clamp Response Time (All Channels) Crosstalk (Channel-to-Channel) Input MUX Isolation Bypass Mode -1dB Bandwidth
48
52 0.2 0.5 0.2 75 TBD TBD 65 14 2 0 5 -65 -85 25 5
% ms dB dB MHz
Notes: 5. 100% tested at 25C. 6. Peaking Options boost gain by 0dB, 0.4dB, 0.9dB, or 1.3dB from 4.2MHz to 5MHz based on factory programming.
(c) 2004 Fairchild Semiconductor Corporation FMS6408 Rev. 3.0.0 www.fairchildsemi.com 5
FMS6408 -- Triple Video Filter Driver for RGB and YUV Signals
Typical Performance Characteristics
TC = 25C, VI = 1Vpp, VCC = 5.0V; all inputs AC coupled with 0.1F; all outputs AC coupled with 220F into 150, referenced to 400kHz, 0dB peaking option; unless otherwise noted.
10 0
1 2
60 40
Gain (10dB/div)
-10 -20 -30 -40
Mkr 1 2 3 Freq. Gain 6dB -3dB BW -43.24dB 3
Delay (ns)
20 0 -20 -40
1
Ref 400kHz 7.8MHz 27MHz
6.91MHz -1dB BW
-50 400kH
fSBSD = Gain(ref) - Gain(3) = 49.24dB
1 = 7.6MHz (31.88ns)
5
10
15
20
25
30
-60 400kHz
5
10
15
20
25
30
Frequency (MHz)
Frequency (MHz)
Figure 3. SD Frequency Response
-50 -60
Figure 4. SD Group vs. Frequency
0.2
NTSC
Differential Gain (%)
-70
0 -0.2 -0.4 -0.6
Min = -0.61 Max = 0.00 ppMax = 0.61
Noise (dB)
-80 -90 -100 -110 -120 0 1.0 2.0 3.0 4.0 5.0 6.0
-0.8
Frequency (MHz)
1st
2nd
3rd
4th
5th
6th
Figure 5. SD Noise vs. Frequency
0.05
Figure 6. SD Differential Gain
7
VO = 1.4pp
Differential Phase (deg)
6
Gain (1dB/div)
0 -0.05 -0.10 -0.15 -0.20
Min = -0.13 Max = 0.00 ppMax = 0.13
5 4 3 2 1
Mkr Frequency Ref 400kHz 1 2 28.75MHz 36.94MHz Gain 6dB -1dB BW -3dB BW 1 2
1st
2nd
3rd
4th
5th
6th
0 400kHz 5
10
15
20
25
30
35
40
Frequency (MHz)
Figure 7. SD Differential Phase
16 14 12
Figure 8. Bypass Mode Frequency Response
Delay (ns)
10 8 6 4 2
1 = 25MHz (8.99ns) 1
0 400kHz 5 10 15 20 25 30 35 40 45
Frequency (MHz)
Figure 9. Bypass Mode Group Delay vs. Frequency
(c) 2004 Fairchild Semiconductor Corporation FMS6408 Rev. 3.0.0 www.fairchildsemi.com 6
FMS6408 -- Triple Video Filter Driver for RGB and YUV Signals
Functional Description
Introduction
This product is a three-channel monolithic continuous time video filter designed for reconstructing YUV, YC CV, or RGB signals from a video D/A source. Inputs should be AC coupled while outputs can be either AC or DC coupled. The reconstruction filters approximate a th 5 -order Butterworth response, optimized for minimum overshoot and flat group delay. This provides a maximally flat response in terms of delay and amplitude. Each of the three outputs is capable of driving 2VPP into 75 loads. All channels are clamped during the sync interval to set the appropriate DC output level. Sync tip clamping greatly reduces the effective input time constant, allowing the use of small, low-cost input coupling capacitors. The input settles to 10mV in 2ms for typical DC shifts present in the video signal. In most applications, the input coupling capacitors are 0.1F. The inputs typically sink 1A of current during active video. For YUV signals, this translates into a 2mV tilt in a horizontal line at the Y output. During sync, the clamp restores this leakage current by sourcing an average of 20A over the clamp interval. Any change in the coupling capacitor values affects the amount of tilt per line. Any reduction in tilt comes with an increase in settling time.
Inputs
The inputs are typically be driven by either a lowimpedance source of 1Vpp or the output of a 75 terminated line driven by the output of a current DAC. In either case, the inputs must be capacitively coupled to allow the sync-detect and DC-restore circuitry to operate properly.
Outputs
The outputs are low-impedance voltage drivers that can handle either a single or dual load. A single load consists of a 75-series termination resistor feeding a 75-terminated line for a total load at the part of 150. Even when two loads are present (75) the driver produces a full 2VPP signal at its output pin. The driver can also be used to drive an AC coupled single or dual load. When driving a dual load, either output functions if the other output connection is inadvertently shorted, providing these loads are AC coupled.
(c) 2004 Fairchild Semiconductor Corporation FMS6408 Rev. 3.0.0
www.fairchildsemi.com 7
FMS6408 -- Triple Video Filter Driver for RGB and YUV Signals
Typical Application Diagrams
+5V 0.1F 1.0 F
0.1F
YINA
1 YINA VCC
14
0.1F
UINA
2 UINA YOUT
13
75
220F
75 Video Cables
75
0.1F
VINA
3 VINA BYPASS
12
4
GND
U
11
OUT
75
220F
0.1F
YINB
300k 5 Y
INB
75
10 GND 75
0.1F
UINB
6 UINB VOUT
9
220F
75
0.1F
V
INB
10k 7 V
INB
IN
MUX
(A/B)
8
Figure 10.
AC-Couples YUV Line Driver with Single Video Loads
+5V 0.1F 1.0 F
0.1F
YINA
1 YINA V CC
14
75
75 Video Cables
75
0.1F
UINA
2 13 UINA YOUT
75 75
0.1F
VINA
3 VINA BYPASS
12
75 75
4 GND UOUT
11 300k
75 75 75
0.1F
YINB
5 Y INB GND
10
75
0.1F
UINB
6 UINB VOUT
9
75
75
0.1F
VINB
10k 7 VINB IN MUX (A/B) 8
Figure 11.
(c) 2004 Fairchild Semiconductor Corporation FMS6408 Rev. 3.0.0
DC-Couples YUV Line Driver with Dual Video Loads
www.fairchildsemi.com 8
FMS6408 -- Triple Video Filter Driver for RGB and YUV Signals
Application Notes
Introduction
The FMS6408 can drive dual 75 loads, where each load consists of a 75 resistor in series with a 75 termination resistor in the driven device. This presents a 150 load to the output, so two similar loads in parallel look like 75 from the output to ground. In some cases, it may be desirable to drive a single load on one or more outputs with a dual load on the remaining outputs. This is an acceptable loading condition, but can cause a slight degradation in gain matching. The average DC level for the U and V channels is set by the clamp circuit to 1.125V. The signal is symmetrical about this voltage, therefore:
ILOAD (U) = 1.125 V / 75 = 15mA
(3)
The device dissipation due to this load is the internal voltage drop multiplied by the load current:
PD (U) = (5V - 1.125V ) * 15mA = 58.125mW
(4)
Device Power Dissipation
The FMS6408 specifications provide a quiescent noload supply current of 52mA (typical). With a nominal 5V supply, this results in a power dissipation of 260mW. The overall power dissipation can be significantly affected by the applied load, particularly in DC-coupled applications. To calculate the total power dissipation the typical output voltages and the loading must be known. The highest power dissipation occurs for YUV video signals DC-coupled into dual video loads (refer to Figure 3). Assume a video signal on the Y channel that averages 50% luminance with an output voltage of 1.55V, then calculate the load current:
Since the U and the V power dissipation are approximately the same, the total dissipation due to load can be estimated by:
PD (load) = P( Y ) + 2 * P(U) = 71mW + 2 * 58.125mW = 187.55mW
(5)
This brings the typical total device power dissipation to 260mW (quiescent power) + 187.55mW (load power) or 447.55mW. It is advisable to calculate the highest possible power dissipation using worst-case quiescent supply current and the maximum allowable power supply voltage. This result should be used when calculating the die temperature rise with the supplied JA, thermal resistance value.
ILOAD ( Y ) = 1.55 V / 75 = 20.6mA
(1)
Field Time Distortion
In applications with AC-coupled outputs, the ACcoupling capacitors dominate the field time distortion. Performance is specified with 220F coupling capacitors; if better performance is desired, the capacitors may be increased or the outputs may be DC-coupled.
The device dissipation due to this load is the internal voltage drop multiplied by the load current:
PD ( Y ) = (5 V - 1.55 V ) * 20.6mA = 71mW
(2)
+5V 75 Video Cables
VCC
2.25V 1.55V
75
IY Driver + VI Y YOUT
75 75 75
0.85V 0.25V
1.825V 1.125V
75 75 75 75
IU Driver + VIU UOUT
0.425V
1.825 V 1.825V 1.125V
75 75 75 75
IV Driver + VI V VOUT
0.425V
Figure 12.
YUV Video Signals that are DC-Coupled into Dual Video Loads
(c) 2004 Fairchild Semiconductor Corporation FMS6408 Rev. 3.0.0
www.fairchildsemi.com 9
FMS6408 -- Triple Video Filter Driver for RGB and YUV Signals
Package Dimensions
Figure 13.
14-Lead, Thin Shrink Small Outline Package (TSSOP)
(c) 2004 Fairchild Semiconductor Corporation FMS6408 Rev. 3.0.0
www.fairchildsemi.com 10
FMS6408 -- Triple Video Filter Driver for RGB and YUV Signals
TRADEMARKS The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. ACEx(R) Build it NowTM CorePLUSTM CROSSVOLTTM CTLTM Current Transfer LogicTM EcoSPARK(R)
(R)
Fairchild(R) Fairchild Semiconductor(R) FACT Quiet SeriesTM FACT(R) FAST(R) FastvCoreTM FPSTM FRFET(R) Global Power ResourceSM
Green FPSTM Green FPSTM e-SeriesTM GTOTM i-LoTM IntelliMAXTM ISOPLANARTM MegaBuckTM MICROCOUPLERTM MicroFETTM MicroPakTM MillerDriveTM Motion-SPMTM OPTOLOGIC(R) OPTOPLANAR(R)
(R)
PDP-SPMTM Power220(R)
Power247(R) POWEREDGE(R) Power-SPMTM PowerTrench(R) Programmable Active DroopTM QFET(R) QSTM QT OptoelectronicsTM Quiet SeriesTM RapidConfigureTM SMART STARTTM SPM(R) STEALTHTM SuperFETTM SuperSOTTM-3 SuperSOTTM-6
SuperSOTTM-8 SyncFETTM The Power Franchise(R) TinyBoostTM TinyBuckTM TinyLogic(R) TINYOPTOTM TinyPowerTM TinyPWMTM TinyWireTM SerDesTM UHC(R) UniFETTM VCXTM
DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.
LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Advance Information Preliminary Product Status Formative or In Design First Production Definition This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.
Rev. I31
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
No Identification Needed
Full Production
Obsolete
Not In Production
(c) 2004 Fairchild Semiconductor Corporation FMS6408 Rev. 3.0.0
www.fairchildsemi.com 11

▲Up To Search▲

Price & Availability of FMS640807

	To Download FMS640807 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .